- Currently involved in VLSI-DA group at UC Santa Cruz
- Working on Chisel based hardware designs and VLSI design automation
- How to reach me: [email protected]
๐
PhD Student - Computer Science
-
University of California, Santa Cruz
- Santa Cruz, California
- https://hadirkhan10.github.io/bio/
- @hadirkhan499
Block or Report
Block or report hadirkhan10
Report abuse
Contact GitHub support about this userโs behavior. Learn more about reporting abuse.
Report abusePinned Loading
-
picofoxy
picofoxy PublicForked from merledu/picofoxy
Pipelined In-order Core for Artix-7 Arty-35T board
Scala 2
-
-
openlane-gui
openlane-gui PublicA graphical user interface for the OpenLANE RTL-GDSII flow
Python 3
-
caravan
caravan PublicForked from merledu/caravan
A caravan equipped with API for creating bus protocols in Chisel with ease.
Scala 3
-
TileLink
TileLink PublicForked from merledu/TileLink
TileLink Uncached Lightweight (TL-UL) implementation on Chisel.
Scala 1
-
jigsaw
jigsaw PublicForked from merledu/jigsaw
A platform containing useful peripherals implemented in Chisel that can be attached together to complete the puzzle (SoC).
Scala 1
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.