Skip to content

Commit

Permalink
Modified the xschem schematics so that the wrapper level correctly
Browse files Browse the repository at this point in the history 
represents the metal resistors that were added to the layout to
maintain all the pins on isolated nets.  The LVS with the xschem
netlist is now correct with the modified layout.  The verilog
netlist has not yet been updated.
  • Loading branch information
@RTimothyEdwards
RTimothyEdwards committed Dec 19, 2021
1 parent ea5ff7d commit 1d231e8
Show file tree
Hide file tree
Showing 7 changed files with 2,456 additions and 2,222 deletions.
4,086 changes: 2,070 additions & 2,016 deletions netgen/comp.out
View file

Large diffs are not rendered by default.

140 changes: 72 additions & 68 deletions netgen/user_analog_project_wrapper.spice
View file

Large diffs are not rendered by default.

1 change: 1 addition & 0 deletions verilog/rtl/user_analog_project_wrapper.v
View file
Original file line number Diff line number Diff line change
Expand Up @@ -14,6 +14,7 @@
// SPDX-License-Identifier: Apache-2.0

`default_nettype none

/*
*-------------------------------------------------------------
*
Expand Down
87 changes: 31 additions & 56 deletions xschem/analog_wrapper_tb.sch
View file
Original file line number Diff line number Diff line change
Expand Up @@ -20,74 +20,50 @@ N 300 10 450 10 { lab=#net3}
N 850 -270 850 0 { lab=io_analog[4]}
N 780 -270 850 -270 { lab=io_analog[4]}
N 780 -270 780 -250 { lab=io_analog[4]}
N 300 30 470 30 { lab=io_clamp_high[2:0]}
N 300 50 410 50 { lab=GND}
N 550 30 630 30 { lab=io_clamp_high[2:0]}
N 630 30 630 90 { lab=io_clamp_high[2:0]}
N 500 160 810 160 { lab=GND}
N 810 -150 810 160 { lab=GND}
N 780 -150 810 -150 { lab=GND}
N 300 30 470 30 { lab=#net4}
N 300 50 410 50 { lab=#net5}
N 530 10 660 10 { lab=io_analog[10:0]}
N 510 -290 590 -290 { lab=#net1}
N 430 -250 510 -250 { lab=GND}
N 400 -210 480 -210 { lab=#net2}
N 470 30 550 30 { lab=io_clamp_high[2:0]}
N 460 10 530 10 { lab=io_analog[10:0]}
N 410 50 490 50 { lab=io_clamp_low[2:0]}
N 490 50 490 160 { lab=GND}
N 490 160 500 160 { lab=GND}
N 300 -50 620 -50 { lab=io_oeb[26:0]}
N 470 40 650 40 { lab=io_clamp_high[2:1]}
N 520 -150 520 -60 { lab=io_oeb[16:15]}
N 610 -150 610 -60 { lab=io_oeb[12:11]}
N 850 -0 850 40 { lab=io_analog[4]}
N 640 40 810 40 { lab=io_clamp_high[2:1]}
N 670 0 850 -0 { lab=io_analog[4]}
N 640 100 850 100 { lab=io_clamp_high[0]}
N 850 40 850 100 { lab=io_analog[4]}
N 300 -270 400 -270 { lab=#net4}
N 300 -230 400 -230 { lab=#net5}
N 300 -190 400 -190 { lab=#net6}
N 300 -190 400 -190 { lab=#net6}
N 300 -170 400 -170 { lab=#net7}
N 290 -150 390 -150 { lab=#net8}
N 290 -130 390 -130 { lab=#net9}
N 290 -110 390 -110 { lab=#net10}
N 300 -90 400 -90 { lab=#net11}
N 300 -10 400 -10 { lab=#net12}
N 300 70 400 70 { lab=#net13}
N -60 -290 -0 -290 { lab=#net14}
N -60 -270 0 -270 { lab=#net15}
N -60 -250 0 -250 { lab=#net16}
N -60 -230 0 -230 { lab=#net17}
N -60 -210 0 -210 { lab=#net18}
N -60 -210 0 -210 { lab=#net18}
N -60 -190 0 -190 { lab=#net19}
N -60 -190 0 -190 { lab=#net19}
N -60 -170 0 -170 { lab=#net20}
N -60 -150 0 -150 { lab=#net21}
N -60 -130 0 -130 { lab=#net22}
N -60 -110 0 -110 { lab=#net23}
N -60 -90 0 -90 { lab=#net24}
N -60 -70 0 -70 { lab=#net25}
N -60 -50 0 -50 { lab=#net26}
N 300 -30 550 -30 { lab=#net27}
N 300 -70 450 -70 {}
N 300 -270 400 -270 { lab=#net8}
N 300 -230 400 -230 { lab=#net9}
N 300 -190 400 -190 { lab=#net10}
N 300 -190 400 -190 { lab=#net10}
N 300 -170 400 -170 { lab=#net11}
N 290 -150 390 -150 { lab=#net12}
N 290 -130 390 -130 { lab=#net13}
N 290 -110 390 -110 { lab=#net14}
N 300 -90 400 -90 { lab=#net15}
N 300 -10 400 -10 { lab=#net16}
N 300 70 400 70 { lab=#net17}
N -60 -290 -0 -290 { lab=#net18}
N -60 -270 0 -270 { lab=#net19}
N -60 -250 0 -250 { lab=#net20}
N -60 -230 0 -230 { lab=#net21}
N -60 -210 0 -210 { lab=#net22}
N -60 -210 0 -210 { lab=#net22}
N -60 -190 0 -190 { lab=#net23}
N -60 -190 0 -190 { lab=#net23}
N -60 -170 0 -170 { lab=#net24}
N -60 -150 0 -150 { lab=#net25}
N -60 -130 0 -130 { lab=#net26}
N -60 -110 0 -110 { lab=#net27}
N -60 -90 0 -90 { lab=#net28}
N -60 -70 0 -70 { lab=#net29}
N -60 -50 0 -50 { lab=#net30}
N 300 -70 400 -70 {}
N 300 -50 400 -50 {}
N 300 -30 400 -30 {}
C {user_analog_project_wrapper.sym} 150 -110 0 0 {name=x1}
C {devices/vsource.sym} 590 -220 0 0 {name=V1 value="PWL(0.0 0 400u 0 5.4m 3.3)"}
C {devices/vsource.sym} 690 -220 0 0 {name=V2 value="PWL(0.0 0 300u 0 5.3 1.8)"}
C {devices/vsource.sym} 780 -220 0 0 {name=V3 value="PWL(0.0 0 100u 0 5m 3.3)"}
C {devices/bus_connect.sym} 660 10 1 1 {name=l1 lab=io_analog[4]}
C {devices/gnd.sym} 730 -150 0 0 {name=l2 lab=GND}
C {devices/bus_connect.sym} 630 30 1 0 {name=l3 lab=io_clamp_high[2:1]}
C {devices/bus_connect.sym} 630 90 1 0 {name=l8 lab=io_clamp_high[0]}
C {devices/lab_pin.sym} 570 30 0 0 {name=l11 sig_type=std_logic lab=io_clamp_high[2:0]}
C {devices/lab_pin.sym} 570 10 0 0 {name=l12 sig_type=std_logic lab=io_analog[10:0]}
C {devices/lab_pin.sym} 480 50 0 0 {name=l9 sig_type=std_logic lab=io_clamp_low[2:0]}
C {devices/lab_pin.sym} 450 -50 0 0 {name=l4 sig_type=std_logic lab=io_oeb[26:0]}
C {devices/lab_pin.sym} 450 -70 0 0 {name=l5 sig_type=std_logic lab=io_out[26:0]}
C {devices/bus_connect.sym} 510 -50 0 0 {name=l6 lab=io_oeb[16:15]}
C {devices/bus_connect.sym} 600 -50 0 0 {name=l7 lab=io_oeb[12:11]}
C {devices/code.sym} 920 -130 0 0 {name=TT_MODELS only_toplevel=false
format="tcleval(@value )" value=".lib \\\\$::SKYWATER_MODELS\\\\/sky130.lib.spice tt
.include \\\\$::PDKPATH\\\\/libs.ref/sky130_fd_sc_hvl/spice/sky130_fd_sc_hvl.spice"}
Expand All @@ -98,4 +74,3 @@ tran 10u 20m
plot V(\\"io_out[11]\\") V(\\"io_out[12]\\") V(\\"io_out[15]\\") V(\\"io_out[16]\\")
+ V(\\"gpio_analog[3]\\") V(\\"gpio_analog[7]\\")
.endc"}
C {devices/lab_pin.sym} 550 -30 0 0 {name=l10 sig_type=std_logic lab=gpio_analog[17:0]}
Loading

0 comments on commit 1d231e8

Please sign in to comment.