Digital design and verification of parametric n × n systolic array for matrix multiplication in SystemVerilog using Xilinx Vivado and Mentor QuestaSim. In addition to the RTL, the repository includes two self-checking testbenches (N = 4 and N = 8) that generate random matrices and inject them into the array. Additionally, a do file is provided for execution using QuestaSim.
-
Notifications
You must be signed in to change notification settings - Fork 1
Digital design and verification of parametric n × n systolic array for matrix multiplication in SystemVerilog using Xilinx Vivado and Mentor QuestaSim.
License
MarwanEid1/2D-Parametric-Systolic-Array
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Digital design and verification of parametric n × n systolic array for matrix multiplication in SystemVerilog using Xilinx Vivado and Mentor QuestaSim.
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published