SDR SDRAM controller for FPGA Xilinx and Lattice
Language: Verilog
Project tested with board Alinx AX309 based on Spartan 6 and custom board based on Lattice MachXO2
-
Notifications
You must be signed in to change notification settings - Fork 3
perehinik/SDRAM_Controller
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|