IC Verifcaion Engineer, familiar with verilog,systemverilog and interesting in python, systemc, chisel, c++ and C#
-
shanghai ZX.ltd
- shanghai
Block or Report
Block or report lenged
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories
-
libcxx
libcxx PublicForked from llvm-mirror/libcxx
Mirror of official libcxx git repository located at http://llvm.org/git/libcxx. Updated every five minutes.
C++
-
-
e200_opensource
e200_opensource PublicForked from SI-RISCV/e200_opensource
The Ultra-Low Power RISC Core
Verilog
-
scr1
scr1 PublicForked from syntacore/scr1
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
SystemVerilog
-
practicalAI
practicalAI PublicForked from GokuMohandas/Made-With-ML
A practical approach to learning machine learning.
Jupyter Notebook
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.