Skip to content
View lauchinyuan's full-sized avatar
🤯
(⌐⚪_⚪) working!
🤯
(⌐⚪_⚪) working!

Block or report lauchinyuan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
lauchinyuan/README.md

Hi there 👋

  • 🌱 I’m currently learning CPU design
  • 🔭 I obtained my bachelor's degree from Shenzhen University, and I am currently pursuing a master's degree at Zhengzhou University.
  • 📫 How to reach me: [email protected] or [email protected]

Pinned Loading

  1. FPGA_QPSK-modem FPGA_QPSK-modem Public

    A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA

    Verilog 88 25

  2. Booth4_wallace_MULT16_16 Booth4_wallace_MULT16_16 Public

    A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction

    Verilog 27 2

  3. FPGA_DDR3_Ctrl FPGA_DDR3_Ctrl Public

    An AXI DDR3 SDRAM controller for FPGA

    Verilog 20 3

  4. tinyRV32 tinyRV32 Public

    A simple RISC-V core

    Verilog 1

  5. Asymmetric_async_FIFO Asymmetric_async_FIFO Public

    asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counter.

    Verilog 10

  6. Pytorch_NN_Quant_to_FPGA Pytorch_NN_Quant_to_FPGA Public

    Using pytorch to realize neural network quantization, parameter export and FPGA/ASIC fixed-point arithemetic simulation

    Python 4 2