Skip to content
View hadizadeh-ali's full-sized avatar
💭
I may be slow to respond.
💭
I may be slow to respond.

Block or report hadizadeh-ali

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. UT_Computer_Architecture UT_Computer_Architecture Public

    My Verilog codes for MIPS single-cycle, multi-cycle, and pipelined architectures.

    SystemVerilog

  2. Chisel_Start Chisel_Start Public

    Scala