Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Pdlloyd add verilog syntax #1961

Open
wants to merge 3 commits into
base: next
Choose a base branch
from
Open

Pdlloyd add verilog syntax #1961

wants to merge 3 commits into from

Commits on Aug 10, 2022

  1. Add Verilog and SystemVerilog syntax highlighting

    Patrick Lloyd committed Aug 10, 2022
    Configuration menu
    Copy the full SHA
    a21d67f View commit details
    Browse the repository at this point in the history

  2. Added SystemVerilog line to documentation

    Patrick Lloyd committed Aug 10, 2022
    Configuration menu
    Copy the full SHA
    2627e77 View commit details
    Browse the repository at this point in the history

  3. Added packdump and corrected SystemVerilog line in documentation to r… 

    …eflect packdump
    Patrick Lloyd committed Aug 10, 2022
    Configuration menu
    Copy the full SHA
    dd6cc02 View commit details
    Browse the repository at this point in the history