Hardware Engineer.
Author of the book "Complex Digital Hardware Design"
- Florida
- buenos.extra.hu
Popular repositories Loading
-
pcie_mini_sp6-FPGA-IP
pcie_mini_sp6-FPGA-IP PublicAn VHDL FPGA IP core to implement transaction layer logic for Xilinx Spartan6 PCIe hard-IP
-
pcie_mini_ultrascale-FPGA-IP
pcie_mini_ultrascale-FPGA-IP PublicAn VHDL FPGA IP core to implement transaction layer logic for Xilinx Ultrascale PCIe hard-IP
-
op2p-FPGA-IP
op2p-FPGA-IP PublicOpen peer-to-peer interface based on Xilinx Aurora VHDL FPGA project
-
-
powerseq-FPGA-IP
powerseq-FPGA-IP PublicA power sequencer VHDL code project for digital board designs with glue logic FPGA
-
superio-FPGA-IP
superio-FPGA-IP PublicA VHDL FPGA IP core to replace obsolete Super-IO chips for computer motherboard design
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.