Skip to content
View alex-torregrosa's full-sized avatar
  • Sant Cugat

Block or report alex-torregrosa

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. sver sver Public

    SystemVerilog Language Server, based on slang

    C++ 3

  2. Cores-SweRV-MBPTA Cores-SweRV-MBPTA Public

    Forked from chipsalliance/Cores-VeeR-EH1

    SweRV EH1 core, with MBPTA additions

    SystemVerilog 1

  3. CFIS-horaris2 CFIS-horaris2 Public

    Generador d'horaris

    Python