This RTL implementation of vBlake in SystemVerilog provides an optimized hashing core. It does not (currently) contain any board-specific UCF/XDC constraints, FPGA<->Host communication, etc.
-
Notifications
You must be signed in to change notification settings - Fork 8
vBlake-RTL
License
VeriBlock/vBlake-RTL
About
vBlake-RTL
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published