Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Make indentationRules case-insensitive (#81) #83

Merged
merged 1 commit into from
Mar 10, 2024

Conversation

Sv3n
Copy link
Contributor

@Sv3n Sv3n commented Mar 10, 2024

indentationRules determine if the next line is indented whenever you press enter. These are case sensitive by default (triggering on lower-case only), which does not work well if you write VHDL with upper-case keywords. VHDL itself is not case sensitive.

This pull requests makes the rules case-insensitive.

@Schottkyc137
Copy link
Contributor

LGTM. Thanks for the nice addition!

@Schottkyc137 Schottkyc137 merged commit 274893e into VHDL-LS:master Mar 10, 2024
2 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants