Skip to content

Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.

License

Notifications You must be signed in to change notification settings

SystemRDL/PeakRDL-regblock

Repository files navigation