Skip to content
View RedFlag2017's full-sized avatar
🎯
Focusing
🎯
Focusing
  • China

Block or report RedFlag2017

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. rocket-soc-tb rocket-soc-tb Public

    A systemverilog/UVM/Makefile testbench for Rocket RISC-V SoCs

    Verilog 8 3

  2. rs-codec rs-codec Public

    Reed Solomon Encoder and Decoder Digital IP

    Verilog 17 4

  3. road_crack_detect road_crack_detect Public

    Detect crack and holes in pavement images using DeepLearning(CNN).

    Python 2 1

  4. ovm_tutorial ovm_tutorial Public

    This is a tutorial for OVM (Open Verification Methodology) testbench .

    SystemVerilog 1

  5. freedom freedom Public

    Forked from sifive/freedom

    Scala 1

  6. e200_opensource e200_opensource Public

    Forked from SI-RISCV/e200_opensource

    The Ultra-Low Power RISC Core

    Verilog 1