Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Ngi #1095

Open
wants to merge 22 commits into
base: develop
Choose a base branch
from
Open

Ngi #1095

wants to merge 22 commits into from

Conversation

leviathanch
Copy link

Those patches introduce proper testing in Qucs:
Now it tests:

  • Loading schematics
  • Writing out netlists as Verilog file

David Lanzendörfer and others added 22 commits December 8, 2024 19:29
The tests are located in qucs/tests now
Trying to port tests from modular Qucs to develop Qucs.

For now only testing whether loading schematics without crashing
works, next will be to export the netlist from the schematics and
see whether it's broken.
This reverts commit a093183.
Ported some reading writing tests from modular qucs to main develop
qucs and introduced tests for reading schematics and writing out Verilog
netlists.

This is a preparation for testing how to write out schematics using
Verilog.
Making the tests properly determine the current Qucs version and
handing config.h generation properly within CMake
In order to test more effectively the functions for writing
netlists and printing are being put in its separate .la library
so that it can be directly used by the tests
BUG: connections are wrong, e.g.

-Pac:P1 _net0 _net0 Num="1" Z="100 Ohm" P="0 dBm" f="1 GHz" Temp="26.85"
-L:L1 _net1 _net1 L="1.2uH" I=""
-L:L2 _net2 _net2 L="470nH" I=""
-C:C1 _net3 _net3 C="270pF" V=""
-C:C2 _net4 _net4 C="270pF" V=""
-L:L3 _net5 _net5 L="470nH" I=""
-.SP:SP1 Type="log" Start="1MHz" Stop="100MHz" Points="1001" Noise="no" NoiseIP="1" NoiseOP="2" saveCVs="no" saveAll="no"
+Pac:P1 _net12 gnd Num="1" Z="100 Ohm" P="0 dBm" f="1 GHz" Temp="26.85"
+L:L1 _net41 _net7 L="1.2uH" I=""
+L:L2 _net7 _net5 L="470nH" I=""
+C:C1 _net6 _net41 C="270pF" V=""
+C:C2 _net8 _net7 C="270pF" V=""
+L:L3 _net22 _net41 L="470nH" I=""
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants