- ๐ Hi, Iโm @OrsuVenkataKrishnaiah1235
- ๐ Iโm interested in learning new things related to new modren technologies...
- ๐ฑ Iโm currently learning Embedded Systems, Java, and System Verilog...
- ๐๏ธ Iโm looking to collaborate on Verilog, Python, and C embedded systems technologies...
- ๐ซ How to reach me: [email protected]
- ๐ Pronouns: He/him
๐ฏ
Focusing
Greetings...Comrades.I am currently developing my skills in Verilog &System verilog Embedded Systems C Python Java Domains...! Hard Work Leads to Success..!
-
Rajiv Gandhi University of Knowledge Technologies, RK Valley Idupulapaya - [RGUKT], Kadapa
- Kadapa
-
12:24
(UTC -12:00) - https://www.linkedin.com/in/orsu-venkata-krishnaiah/
Highlights
- Pro
Block or Report
Block or report OrsuVenkataKrishnaiah1235
Report abuse
Contact GitHub support about this userโs behavior. Learn more about reporting abuse.
Report abusePinned Loading
-
RTL-Coding
RTL-Coding Public template"Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"
-
Python-Programming
Python-Programming Public template"Enhance My Python Proficiency: Practicing Problems from Basic to Advanced with Object-Oriented Programming and Data Structure Algorithms"
Python 1
-
Embedded_Systems_ST_Projects
Embedded_Systems_ST_Projects Public template"Exploring Creative Solutions with an Arduino Microcontroller: From Beginner to Advanced Projects"
-
System-Verilog
System-Verilog Public template"Mastering SystemVerilog: From Fundamentals to Advanced Programming Techniques"
SystemVerilog 2
-
Router1-3-using-verilog
Router1-3-using-verilog Public templateRouter design using Verilog
Verilog 1
-
Btech_Projects
Btech_Projects Public templateI've delved into leveraging my academic prowess to drive projects that contribute to my career advancement.
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.