Skip to content
View BhattSoham's full-sized avatar
Block or Report

Block or report BhattSoham

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. Verilog-Tutorial-for-Beginners Verilog-Tutorial-for-Beginners Public

    This is "In Progress" Repo for all the beginners who want to learn Digital Design using Verilog HDL.

    Verilog

  2. RISCV-HDP RISCV-HDP Public

    Hardware Design Program Hosting By VLSI System Design (https://www.vlsisystemdesign.com/)

    Verilog

  3. Euler-and-Modified-Euler-Hardware-Accelerator Euler-and-Modified-Euler-Hardware-Accelerator Public

    Hardware Accelerator design for Euler and Modified method in solving ODE using VHDL language in Xilinx Vivado Environment

    VHDL

  4. Implementation-of-Runge-Kutta-Hardware-Accelerator Implementation-of-Runge-Kutta-Hardware-Accelerator Public

    Hardware Accelerator implementation for solving an ordinary differential equation using Runge Kutta Numerical methods using VHDL language

    VHDL

  5. chisel_tutorial chisel_tutorial Public

    Forked from chipsalliance/chisel

    Chisel: A Modern Hardware Design Language

    Scala

  6. Half-Precision-RK-Accelerator Half-Precision-RK-Accelerator Public

    Hardware Accelerator For Runge-Kutta solvers for ODE using Half Precision Floating Point Unit

    VHDL