-
Notifications
You must be signed in to change notification settings - Fork 2.9k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Extend logic read
and write
,support targeting LogicBuild
#9550
base: master
Are you sure you want to change the base?
Conversation
fb30c08
to
95817a9
Compare
what |
Allow processor to transfer variable to another directly, including Unit, Building... |
Problem: This allows for processors to act as memory storage, possibly greater than 64, rendering all memory storage useless |
Yeah, the processor is more powerful than memory storage, as it can store not only number but object. But processor don't support string concat, so the The feature of this PR is much powerful, that allow many complex logic design. (like function store processor, mulitiprocessing) |
|
I know that, but it can't stop using that without this pr as it can use inside the same one processor. And this pr is also a enhancement for many advanced players like ones using Read&Write memory is simple and effictive. Read&Write processor allow more complex design and usage. PS: |
Random idea: make the textbuffer in processors usable |
I has thinked that, it sounds good. A special variable points to the |
Reading from the text buffer implies making an allocation to copy the string to a variable, which is not acceptable. |
welp though that should also mean string variables would be unacceptable? |
Strings in logic are immutable. You can reassign the variable to a difference reference of a string, but you can't modify what it points to. |
yeah, strings in logic are like |
If your pull request is not translation or serverlist-related, read the list of requirements below and check each box: