{"payload":{"header_redesign_enabled":false,"results":[{"id":"753016524","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"vicharak-in/UART_RX_TX_DEMO","hl_trunc_description":null,"language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":753016524,"name":"UART_RX_TX_DEMO","owner_id":104748182,"owner_login":"vicharak-in","updated_at":"2024-02-15T13:26:05.760Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":46,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Avicharak-in%252FUART_RX_TX_DEMO%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/vicharak-in/UART_RX_TX_DEMO/star":{"post":"Y8x_-nX0GBaYPhSVR341fo-ukt4hz9008Dhi2cM7TDlpLzKTp2dbaGDfoI6mXvTolQWfsol-_ta3uPDtn0YcnQ"},"/vicharak-in/UART_RX_TX_DEMO/unstar":{"post":"hyjeyuD_4tGGDRFjExU6G2nd_ERTC4ffl_I9pz9Mc9Wdeeg6uHHfhmESgVreE8qQxLNOoIQrt3MNBfWqS0j65w"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"KlNpKFIdkj0ldd67nRXh99zbfkY-l-cVKcjP-OlxlOaemuQ12Wo0dj5mpHXeCE6-396ADeAhXqldkR_2nVuS1g"}}},"title":"Repository search results"}