{"payload":{"header_redesign_enabled":false,"results":[{"id":"182995708","archived":false,"color":"#b2b7f8","followers":34,"has_funding_file":true,"hl_name":"ultraembedded/core_spiflash","hl_trunc_description":"SPI-Flash XIP Interface (Verilog)","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":182995708,"name":"core_spiflash","owner_id":7809581,"owner_login":"ultraembedded","updated_at":"2021-10-24T11:46:20.476Z","has_issues":true}},"sponsorable":true,"topics":["fpga","verilog","spi","spi-flash","xip","axi4"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":64,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aultraembedded%252Fcore_spiflash%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/ultraembedded/core_spiflash/star":{"post":"Xj30yFod81bScdE_DZp7pCGc-3DTMBUp9YniHIPqKNhxN1rSXZ6HYtR8ntmJWMigjb98iqR7YRaYK8D_D5p57A"},"/ultraembedded/core_spiflash/unstar":{"post":"PjFZ8fBpXH_FZH57xrUWdl54PQDNf4k-kVOY4Uwx_rLGjtc90Zlf6TCEu4ZiZR-EPoptcdpec_EwkT8ShHOOCA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"_f5rCTiCieW5qyMtKmzcRGgG820OD9qNYHJe-aBiesB8-WK2DbJTVa_KndHZ4QlHDtsdjmtRYzXueQxWYFTIfg"}}},"title":"Repository search results"}