{"payload":{"header_redesign_enabled":false,"results":[{"id":"205682213","archived":false,"color":"#b2b7f8","followers":77,"has_funding_file":true,"hl_name":"ultraembedded/core_audio","hl_trunc_description":"Audio controller (I2S, SPDIF, DAC)","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":205682213,"name":"core_audio","owner_id":7809581,"owner_login":"ultraembedded","updated_at":"2019-09-01T14:28:25.386Z","has_issues":true}},"sponsorable":true,"topics":["audio","fpga","verilog","dac","i2s","axi4-lite","spdif"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":55,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aultraembedded%252Fcore_audio%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/ultraembedded/core_audio/star":{"post":"-JWO5O-qAv6qmS-NHXxHKG-SwO90jNXmFz1xutRCUfEWDn76YjvpWO5qwO9Mj4221kbp_CKsZUmN2dQkbukKwA"},"/ultraembedded/core_audio/unstar":{"post":"UGMdjPKyQWl_mpXHdvv518ACYaoeLRUCrkxif1NqE607b58w25Pn9OkNQb4V5N5jn_6dXo8oY62vCFSXdiU87A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"v-bGtD33_ZmIccnTqcw_W7g9O5pUK7F-AdvajcXEhXCnNNXcN9Y6-mxujaEB-VZGaQ15GTCfIWpI3xLWhuml9A"}}},"title":"Repository search results"}