{"payload":{"header_redesign_enabled":false,"results":[{"id":"497236016","archived":false,"color":"#b2b7f8","followers":9,"has_funding_file":false,"hl_name":"tharunchitipolu/RISC-V-32I-based-core-with-Advanced-Extensible-Interface","hl_trunc_description":"5 stage pipelined RISC-V core with AXI3 bus protocol between the directly mapped cache and main memory.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":497236016,"name":"RISC-V-32I-based-core-with-Advanced-Extensible-Interface","owner_id":44120739,"owner_login":"tharunchitipolu","updated_at":"2022-05-28T06:46:58.011Z","has_issues":true}},"sponsorable":false,"topics":["arm","pipeline","cache","processor","verilog","systemverilog","computer-architecture","testbench","verilog-hdl","risc-v","digitaldesign","axi3"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":52,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Atharunchitipolu%252FRISC-V-32I-based-core-with-Advanced-Extensible-Interface%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/tharunchitipolu/RISC-V-32I-based-core-with-Advanced-Extensible-Interface/star":{"post":"eMDL0G4c6PA5btr_ayW-yhGv5CShda1BDyZZ6Q2zrhvE3Vzy9VvackarrnwQ0IIemqSnZbi0omrobJM-5kO1wA"},"/tharunchitipolu/RISC-V-32I-based-core-with-Advanced-Extensible-Interface/unstar":{"post":"8f3DTmdPBlj41LKkr6OIIG6oqwIC6OIZFzJ7QEOdymgcRvFJL-qyyUlmPzev_NTx0hJpFlNSFfvcFpHEcOFzOA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"QcmCUL03ZktMOcHLHVPK68BqwlsBJU8EC2UR0JNJz6L-CBkgBJuP6jvhiRkyQ7Ylk47zFyx4AYHgRdkqmRbonw"}}},"title":"Repository search results"}