You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Develop a PoC for a dual or parallel rendering pipeline to demonstrate Slint's capability to handle graphical operations in environments requiring high reliability and performance. This PoC will aim to:
Ensure deterministic rendering behavior under constrained conditions.
Validate the separation of safety-critical and non-safety-critical rendering processes, which can help meet functional safety requirements.
Highlight Slint’s efficiency and ability to integrate with industry-standard hardware platforms.
Operating System: Bare-metal on ARM Cortex-M and Yocto Linux on ARM Cortex-A
Success Criteria: Safety-critical rendering process continues to render UI (such as telltales) even when the non-safety-critical rendering process is stopped.
Here's a detailed task list to implement the objectives
Phase 1: Setup and Preliminary Exploration #7075 Phase 2: Graphics Output Integration #7076 Phase 3: Run Slint on Cortex-M #7077 Phase 4: Multi-Core Integration and Testing #7078
The text was updated successfully, but these errors were encountered:
Feature Description
Develop a PoC for a dual or parallel rendering pipeline to demonstrate Slint's capability to handle graphical operations in environments requiring high reliability and performance. This PoC will aim to:
Target Hardware: Toradex NXP i.MX 95 Verdin https://www.toradex.com/computer-on-modules/verdin-arm-family/nxp-imx95-evaluation-kit#explore
Operating System: Bare-metal on ARM Cortex-M and Yocto Linux on ARM Cortex-A
Success Criteria: Safety-critical rendering process continues to render UI (such as telltales) even when the non-safety-critical rendering process is stopped.
Here's a detailed task list to implement the objectives
Phase 1: Setup and Preliminary Exploration #7075
Phase 2: Graphics Output Integration #7076
Phase 3: Run Slint on Cortex-M #7077
Phase 4: Multi-Core Integration and Testing #7078
The text was updated successfully, but these errors were encountered: