{"payload":{"header_redesign_enabled":false,"results":[{"id":"516682771","archived":false,"color":"#b2b7f8","followers":6,"has_funding_file":false,"hl_name":"simoneruffini/MELA","hl_trunc_description":"A Modestly Exhaustive dLx Architecture - RISC microprocessor - VHDL implementation - DLX ISA","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":516682771,"name":"MELA","owner_id":50401154,"owner_login":"simoneruffini","updated_at":"2023-04-03T10:13:01.385Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","microprocessor","risc","dlx","p4adder","t2logic","t2shifter"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":47,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asimoneruffini%252FMELA%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/simoneruffini/MELA/star":{"post":"JrJbKv-lXBJfPhdI1rm-wI4wLd6XQosUACKh-RpQ09a8uhKqw8UQyJN0k1mogpwoejplrwik-0wkVuW_SN0jYQ"},"/simoneruffini/MELA/unstar":{"post":"pVGTyAKooFsLglRdgZ-Fup44sYkm7IfCG4JZA3Z5RcpVVQUvVtvqfRy5RJKthGbcqasPDTD-Dsk5SK6bIWyQYA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"mq55JnO5N7hIPgQoE6OgMl1kv1sl8UwAS21-KYII3JO5nT1znmw6y9p7jFm5xS0CWC_4QQYO8kv2OSi2qaXjmA"}}},"title":"Repository search results"}