{"payload":{"header_redesign_enabled":false,"results":[{"id":"381450472","archived":false,"color":"#b2b7f8","followers":34,"has_funding_file":false,"hl_name":"shariethernet/Physical-Design-with-OpenLANE-using-SKY130-PDK","hl_trunc_description":"This project is done in the course of \"Advanced Physical Design using OpenLANE/Sky130\" workshop by VLSI System Design Corporation. In thi…","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":381450472,"name":"Physical-Design-with-OpenLANE-using-SKY130-PDK","owner_id":44167360,"owner_login":"shariethernet","updated_at":"2021-07-09T21:33:44.556Z","has_issues":true}},"sponsorable":false,"topics":["risc-v","vlsi-physical-design","electronics-engineering"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":75,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ashariethernet%252FPhysical-Design-with-OpenLANE-using-SKY130-PDK%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/shariethernet/Physical-Design-with-OpenLANE-using-SKY130-PDK/star":{"post":"ZaFcPGaQ6xnhjvFyTSMuWbk6Atgdxo-hQpPQ_yq_LCDXOiW_JtNvhl8Ccg_SDiXEbh_7U8xac0ZGmhS4yUwEVg"},"/shariethernet/Physical-Design-with-OpenLANE-using-SKY130-PDK/unstar":{"post":"Wk_9T0iRnQv6YTtQeWJi0aW6Z25dXbvQpHabOCaJAUB-E8xB10wwfRd5nk-OT5yQ_WKHum5lwJ6MRS2Deo_6oA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"f4yJu2DzyfSjQl4GaCia66tXwN4KjHrRHl-KGFYgZrizxw3F6UXTLPVmZu7YQ4zwwSKN3GsLM4xChlTZIUMoaQ"}}},"title":"Repository search results"}