New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

ICR management question #180

Open

berkus opened this issue Aug 6, 2023 · 0 comments

Member

berkus commented Aug 6, 2023

PL011 documentation on ICR states:

On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

The code in pl011 uart states:

// Clear all pending interrupts.
self.registers.ICR.write(ICR::ALL::CLEAR);

ALL::CLEAR makes all bits 0, achieving a no-op.

Did I miss anything?

The text was updated successfully, but these errors were encountered:

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment