{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"azadi-soc","owner":"merledu","isFork":false,"description":"Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.","allTopics":["riscv","systemverilog","soc","ibex"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":4,"issueCount":1,"starsCount":23,"forksCount":11,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-08-28T22:51:42.508Z"}},{"type":"Public","name":"fpnew","owner":"merledu","isFork":true,"description":"Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":1,"issueCount":0,"starsCount":2,"forksCount":106,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-03-15T13:47:35.056Z"}},{"type":"Public","name":"Rev-Soc-ASIC","owner":"merledu","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":3,"starsCount":0,"forksCount":6,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-22T16:15:47.217Z"}},{"type":"Public","name":"common_peripheral_vips","owner":"merledu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":3,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-09-26T08:36:41.782Z"}},{"type":"Public","name":"Rev-Soc","owner":"merledu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":1,"issueCount":0,"starsCount":3,"forksCount":6,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-08-15T06:49:38.466Z"}},{"type":"Public","name":"Rev-SoC-FPGA","owner":"merledu","isFork":false,"description":"FPGA model of SweRV-EL2 based System on chip","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-07-31T23:34:54.129Z"}},{"type":"Public","name":"common_peripheral_ips","owner":"merledu","isFork":false,"description":"This repository contains generic peripheral IPs. These IPs can be used as memory mapped device with various bus interfaces like, Tilelink, AXI, AXI-Lite and APB.","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":3,"issueCount":0,"starsCount":3,"forksCount":5,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-06-20T08:06:33.259Z"}},{"type":"Public","name":"Quad_SPI","owner":"merledu","isFork":false,"description":"Quad SPI interface for the micron flash available on arty a7-35t FPGA board","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-06-14T08:01:33.273Z"}},{"type":"Public","name":"verification_training","owner":"merledu","isFork":false,"description":"verification training","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":6,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-05-23T07:41:26.150Z"}},{"type":"Public","name":"fpu_div_sqrt_mvp","owner":"merledu","isFork":true,"description":"[UNRELEASED] FP div/sqrt unit for transprecision","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":14,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-03-24T12:04:06.653Z"}},{"type":"Public","name":"azadi","owner":"merledu","isFork":false,"description":"[Deprecated] Azadi is an SoC with 32 bit RISC-V CPU core.","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":1,"starsCount":8,"forksCount":9,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-03-11T19:41:09.646Z"}},{"type":"Public","name":"Cores-SweRV-EH2","owner":"merledu","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":56,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-05-21T13:40:12.754Z"}},{"type":"Public","name":"ibex-collaboration","owner":"merledu","isFork":false,"description":"This repo is created to present the design of ibex in such a way that MICT guys can put their peripherals with it.","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-04-11T09:01:20.271Z"}},{"type":"Public","name":"atomRVCORE","owner":"merledu","isFork":false,"description":"This core is based on RV32I is designed in SystemVerilog it is single cycle core","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-01-12T14:41:09.658Z"}},{"type":"Public","name":"diamond-core-sv","owner":"merledu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-21T09:54:49.802Z"}},{"type":"Public","name":"Murtajiz_core_sv","owner":"merledu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-14T16:40:12.532Z"}},{"type":"Public","name":"bulbul_core_sv","owner":"merledu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-10-25T14:10:39.663Z"}},{"type":"Public","name":"bolt-core","owner":"merledu","isFork":false,"description":"This core(RV32) is designed by systemverilog.","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-10-22T09:58:47.184Z"}},{"type":"Public","name":"gold-core-sv","owner":"merledu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-09-28T20:45:16.304Z"}},{"type":"Public","name":"Buraq-mini","owner":"merledu","isFork":false,"description":"This repository is the contain systemverilog version of Buraq-mini with a seperate branch for veriloator team.","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":8,"starsCount":0,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-09-08T08:01:55.430Z"}}],"repositoryCount":20,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}