{"payload":{"pageCount":4,"repositories":[{"type":"Public","name":"chisel","owner":"chipsalliance","isFork":false,"description":"Chisel: A Modern Hardware Design Language","allTopics":["chip-generator","chisel","rtl","chisel3","firrtl","scala","verilog"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":129,"issueCount":289,"starsCount":3768,"forksCount":574,"license":"Apache License 2.0","participation":[9,14,10,11,4,3,7,8,7,19,10,15,15,9,8,9,13,12,1,14,13,5,6,12,2,16,17,7,10,0,3,8,13,26,26,6,6,17,19,17,4,5,7,5,11,13,4,7,11,2,9,8],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T11:05:18.017Z"}},{"type":"Public","name":"t1","owner":"chipsalliance","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":11,"issueCount":14,"starsCount":91,"forksCount":18,"license":"Apache License 2.0","participation":[2,5,18,11,9,10,3,13,77,24,19,23,13,18,14,8,9,5,1,3,7,14,9,35,57,26,16,49,35,15,32,10,17,34,33,10,4,25,39,27,25,34,8,27,32,17,11,14,22,33,15,4],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T10:38:05.038Z"}},{"type":"Public","name":"caliptra-sw","owner":"chipsalliance","isFork":false,"description":"Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test","allTopics":[],"primaryLanguage":{"name":"Rust","color":"#dea584"},"pullRequestCount":47,"issueCount":62,"starsCount":47,"forksCount":34,"license":"Apache License 2.0","participation":[24,19,22,20,17,14,25,20,28,26,15,25,23,17,45,32,16,29,29,20,31,15,13,24,18,9,35,26,12,0,2,18,24,11,14,12,8,12,16,15,6,14,15,4,5,4,4,6,0,1,2,8],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T10:17:50.271Z"}},{"type":"Public","name":"Cores-VeeR-EL2","owner":"chipsalliance","isFork":false,"description":"VeeR EL2 Core","allTopics":["fpga","processor","riscv","rtl","risc-v","open-source-hardware","fusesoc","verilator","riscv32","western-digital","axi4","ahb-lite","asic-design","el2"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":8,"issueCount":28,"starsCount":224,"forksCount":67,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T07:36:54.631Z"}},{"type":"Public","name":"verilator","owner":"chipsalliance","isFork":true,"description":"Verilator open-source SystemVerilog simulator and lint system","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":1,"issueCount":0,"starsCount":33,"forksCount":544,"license":"GNU Lesser General Public License v3.0","participation":[13,21,7,10,18,13,4,16,1,7,10,12,24,13,29,35,17,12,18,35,38,27,11,28,9,9,16,7,12,13,19,13,13,28,13,17,10,7,10,35,19,26,21,8,7,5,3,25,9,5,8,6],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T05:27:22.324Z"}},{"type":"Public","name":"sv-tests-results","owner":"chipsalliance","isFork":false,"description":"Output of the sv-tests runs.","allTopics":[],"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":1,"license":null,"participation":[7,3,1,8,7,8,8,11,8,7,7,6,7,6,6,7,5,7,7,8,7,7,7,7,7,7,7,7,7,7,7,8,7,8,7,8,0,4,5,7,6,6,8,6,7,6,7,7,7,4,2,7],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T02:51:39.634Z"}},{"type":"Public","name":"chips-alliance-website","owner":"chipsalliance","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SCSS","color":"#c6538c"},"pullRequestCount":3,"issueCount":9,"starsCount":3,"forksCount":3,"license":"MIT License","participation":[2,0,0,5,3,0,14,7,0,0,0,0,1,0,1,5,0,9,0,4,3,0,2,3,5,0,0,0,0,0,1,0,0,0,1,1,1,0,1,2,2,6,1,1,0,1,0,2,0,0,2,2],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T01:30:31.411Z"}},{"type":"Public","name":"f4pga","owner":"chipsalliance","isFork":false,"description":"FOSS Flow For FPGA","allTopics":["documentation","sphinx","symbiflow"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":11,"issueCount":12,"starsCount":325,"forksCount":45,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T00:16:25.582Z"}},{"type":"Public","name":"firrtl-spec","owner":"chipsalliance","isFork":false,"description":"The specification for the FIRRTL language","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":18,"issueCount":24,"starsCount":35,"forksCount":26,"license":null,"participation":[1,6,0,0,2,2,3,1,5,1,0,0,0,1,0,2,2,0,0,0,0,1,21,23,0,1,5,4,0,0,0,0,3,2,1,2,24,7,3,5,0,3,4,0,1,5,0,2,0,0,3,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T22:31:43.124Z"}},{"type":"Public","name":"rocket-chip-blocks","owner":"chipsalliance","isFork":false,"description":"RTL blocks compatible with the Rocket Chip Generator","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":5,"issueCount":0,"starsCount":13,"forksCount":14,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,1,0,1,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,2,2,0,2,3,3,2,0,0,6,0,0,0,0,0,0,0,0,0,0,2],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T20:37:34.161Z"}},{"type":"Public","name":"rocket-chip","owner":"chipsalliance","isFork":false,"description":"Rocket Chip Generator","allTopics":["chisel","scala","rocket-chip","chip-generator","riscv","rtl"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":56,"issueCount":219,"starsCount":3050,"forksCount":1076,"license":"Other","participation":[0,12,3,4,4,5,0,4,4,1,8,15,0,0,0,3,9,0,0,0,0,1,3,2,2,2,0,0,1,2,1,1,5,2,0,0,2,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T20:29:41.566Z"}},{"type":"Public","name":"caliptra-rtl","owner":"chipsalliance","isFork":false,"description":"HW Design Collateral for Caliptra RoT IP","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":7,"issueCount":44,"starsCount":56,"forksCount":29,"license":"Apache License 2.0","participation":[18,12,15,14,2,18,3,10,6,5,6,8,8,11,17,3,6,16,6,10,14,18,17,17,8,10,8,19,3,0,6,2,7,10,0,0,1,2,3,1,3,4,3,5,5,1,2,4,1,3,0,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T18:39:54.712Z"}},{"type":"Public","name":"verible","owner":"chipsalliance","isFork":false,"description":"Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server","allTopics":["productivity","analysis","style-linter","language-server-protocol","syntax-tree","lexer","yacc","systemverilog","hacktoberfest","lsp-server","systemverilog-parser","systemverilog-developer","sv-lrm","verible","parser","formatter","linter"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":28,"issueCount":450,"starsCount":1228,"forksCount":191,"license":"Other","participation":[2,8,4,3,4,14,15,4,12,0,8,2,0,0,0,8,2,0,2,3,4,1,0,2,0,0,0,14,25,7,3,2,0,1,35,18,18,21,11,20,15,0,7,4,2,10,7,0,5,0,0,7],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T18:04:37.545Z"}},{"type":"Public","name":"rocket-pcb","owner":"chipsalliance","isFork":false,"description":"PCB libraries and templates for rocket-chip based FPGA/ASIC designs ","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":0,"starsCount":6,"forksCount":2,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,7,20,0,0,0,0,0,0,0,0,0,0,12,2,0,0,0,0,2,0,0,0,0,0,0,3],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T09:09:56.039Z"}},{"type":"Public","name":"chisel-interface","owner":"chipsalliance","isFork":false,"description":"The 'missing header' for Chisel","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":12,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-29T17:46:07.183Z"}},{"type":"Public","name":"riscv-dv","owner":"chipsalliance","isFork":false,"description":"Random instruction generator for RISC-V processor verification","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":10,"issueCount":109,"starsCount":960,"forksCount":310,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,1,0,0,0,0,0,0,3,0,2,2,5,2,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-29T02:34:53.567Z"}},{"type":"Public","name":"homebrew-verible","owner":"chipsalliance","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Ruby","color":"#701516"},"pullRequestCount":1,"issueCount":3,"starsCount":15,"forksCount":8,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-28T23:46:50.587Z"}},{"type":"Public","name":"tac","owner":"chipsalliance","isFork":false,"description":"CHIPS Alliance Technical Advisory Council","allTopics":[],"primaryLanguage":null,"pullRequestCount":1,"issueCount":17,"starsCount":5,"forksCount":21,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,1,0,1,2,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-28T15:13:03.613Z"}},{"type":"Public","name":"rocket-pcblib","owner":"chipsalliance","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"Apache License 2.0","participation":[0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,1,0,0,0,0,0,0,1,4,0,2,2,0,0,0,3,0,0,3,1,3],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-26T08:01:14.715Z"}},{"type":"Public template","name":"chisel-template","owner":"chipsalliance","isFork":false,"description":"A template project for beginning new Chisel work","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":3,"issueCount":11,"starsCount":543,"forksCount":174,"license":"The Unlicense","participation":[0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,2,4,0,0,0,0,0,0,0,0,1,3,2,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-26T06:51:00.234Z"}},{"type":"Public","name":"VeeRwolf","owner":"chipsalliance","isFork":false,"description":"FuseSoC-based SoC for VeeR EH1 and EL2","allTopics":["tools","fusesoc","swerv","veer"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":21,"starsCount":263,"forksCount":58,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-25T14:30:01.500Z"}},{"type":"Public","name":"dromajo","owner":"chipsalliance","isFork":false,"description":"RISC-V RV64GC emulator designed for RTL co-simulation","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":2,"issueCount":18,"starsCount":201,"forksCount":59,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-25T04:56:27.547Z"}},{"type":"Public","name":"caliptra-dpe","owner":"chipsalliance","isFork":false,"description":"High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs","allTopics":[],"primaryLanguage":{"name":"Rust","color":"#dea584"},"pullRequestCount":4,"issueCount":8,"starsCount":14,"forksCount":19,"license":"Apache License 2.0","participation":[6,6,0,3,0,3,6,4,6,2,5,4,11,2,1,10,2,6,18,1,2,0,2,0,9,4,6,6,5,0,2,0,1,3,4,0,4,3,3,2,2,5,0,0,0,0,0,0,2,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-23T21:41:32.091Z"}},{"type":"Public","name":"verible-actions-common","owner":"chipsalliance","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":4,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-23T19:37:26.989Z"}},{"type":"Public","name":"Caliptra","owner":"chipsalliance","isFork":false,"description":"Caliptra IP and firmware for integrated Root of Trust block","allTopics":[],"primaryLanguage":null,"pullRequestCount":4,"issueCount":10,"starsCount":105,"forksCount":26,"license":"Apache License 2.0","participation":[3,0,0,0,0,0,3,0,0,0,0,0,1,4,6,7,13,7,4,3,2,9,1,2,0,0,1,1,3,0,0,1,0,1,0,0,0,0,3,4,0,0,0,1,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-23T16:11:19.062Z"}},{"type":"Public","name":"OmnixtendEndpoint","owner":"chipsalliance","isFork":false,"description":"Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.","allTopics":["asic","fpga","bluespec","coherence","tilelink","omnixtend"],"primaryLanguage":{"name":"Bluespec","color":"#12223c"},"pullRequestCount":0,"issueCount":0,"starsCount":13,"forksCount":4,"license":"Apache License 2.0","participation":[0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,1,0,0,0,0,3,1,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-20T20:15:31.476Z"}},{"type":"Public","name":"sv-tests","owner":"chipsalliance","isFork":false,"description":"Test suite designed to check compliance with the SystemVerilog standard.","allTopics":["rtl","verilog","systemverilog","hdl","compliance-testing","symbiflow"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":23,"issueCount":47,"starsCount":260,"forksCount":69,"license":"ISC License","participation":[53,7,15,52,32,44,48,49,37,34,32,41,50,37,34,31,33,26,42,32,30,28,38,38,26,34,29,38,43,24,35,49,35,46,41,35,0,32,24,50,32,0,2,0,0,0,0,0,0,0,2,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-20T14:53:48.267Z"}},{"type":"Public","name":"firrtl-syntax","owner":"chipsalliance","isFork":false,"description":"TextMate-compatible description of FIRRTL syntax for use with GitHub's Linguist","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-20T14:41:52.352Z"}},{"type":"Public","name":"firrtl","owner":"chipsalliance","isFork":false,"description":"Flexible Intermediate Representation for RTL","allTopics":["compiler","hardware","representation","transformation","intermediate","firrtl"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":111,"issueCount":175,"starsCount":702,"forksCount":175,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-19T14:21:06.572Z"}},{"type":"Public","name":"Surelog","owner":"chipsalliance","isFork":false,"description":"SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX ","allTopics":["parser","linter","preprocessor","antlr","verilog","python-api","systemverilog","uvm","elaboration","vpi","antlr4-grammar","parser-ast","vpi-api","vpi-standard"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":49,"starsCount":335,"forksCount":67,"license":"Apache License 2.0","participation":[21,17,22,11,6,24,20,19,18,15,2,14,24,31,11,22,45,11,11,25,6,11,14,14,0,4,5,19,12,4,0,13,10,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,1,7,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-15T03:53:51.680Z"}}],"repositoryCount":97,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}