{"payload":{"header_redesign_enabled":false,"results":[{"id":"223332974","archived":false,"color":"#c22d40","followers":8,"has_funding_file":false,"hl_name":"merledu/buraq_mini","hl_trunc_description":"This repository contains the 5 stage pipelined CPU implemented on the RISC-V ISA and Chisel hardware construction language (HDL)","language":"Scala","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":223332974,"name":"buraq_mini","owner_id":54314449,"owner_login":"merledu","updated_at":"2022-01-19T12:06:43.314Z","has_issues":true}},"sponsorable":false,"topics":["chisel3","risc-v","riscv32im","open-mpw","buraq-mini"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":57,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Amerledu%252Fburaq_mini%2B%2Blanguage%253AScala","metadata":null,"csrf_tokens":{"/merledu/buraq_mini/star":{"post":"s9jzNseRNSuUCUAm7WLLov0vAI2TvEVLTLfDdhBkw9dUhS21xSgvhJN0WBnzgAfSsa1bXiTMxIYO3hBWdZWM3w"},"/merledu/buraq_mini/unstar":{"post":"w-9_KHg5aoPVSlouq8JdLiqTagPsqi5pHFh4V1hXKN1ASKow0gBy7_wEj48FmhB0DgXW9Hs-wkbl83KjR4hn3A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"L_rx4S8zkzyP8FSpJxq7I5UO7lwvFXgvYtkQsNClVqTbOG-ZM5SXLTgS_zFA8Y6qojwHHVoQZDCnY3l-6b-v2A"}}},"title":"Repository search results"}