-
Notifications
You must be signed in to change notification settings - Fork 0
ISA
Jack edited this page Apr 11, 2017
·
3 revisions
+--------+--------+--------+--------+
|OOOOOOOO|DDDDDDDD|SSSSSSSS|VVVVVVVV|
+--------+--------+--------+--------+
|-8 bits-|-8 bits-|-8 bits-|-8 bits-|
|--------------32 bits--------------|
O - opcode
D - destination
S - source
V - value
If in doubt, check documentation or (even better) the code.
NOP
MOV
LDL
ADD
SUB
MUL
DIV
MOD
JMP
JPZ
JPC
JPV
JPE
SND
RCV
RED
WRT
PSH
POP
LOR
AND
XOR
NOT
SWP
Performs a no-op. Guaranteed to consume one clock cycle.
Moves value of one register to another.
E.g. mov r0, r1
moves contents of r1
to r0
Loads a literal value into the specified register.
e.g. after ldl r0, 12
r0
will contain the value 12.