-
Notifications
You must be signed in to change notification settings - Fork 89
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
How to resolve errors when executing mprj_por (dv-test) #44
Comments
@HayatoKimura22 thanks for creating the issue! @marwaneltoukhy Here's the translation Running
・Building the PDK with volare
・Add the following at line 52 of
・Add the following at 6 lines at line 102 of
・Change line 129 of
・Delete the following 4 lines at line 8427 of
・Set the following environment variables.
|
Thank you @d-m-bailey and @HayatoKimura22, the PRs have been made and will be merged soon. |
(pwd)/caravel_analog/verilog/dv/mprj_por/ でmakeをそのまま実行するとエラーが出てくるため、解決方法を記します。
以下の手順を全て実行する必要があります。
・Install GCC
https://github.com/efabless/caravel_user_project_analog/blob/main/verilog/dv/README.md#2-local-installion-linux
※iverilogのバージョンは指定するのがベター
sudo apt-get install iverilog=11.0-1.1
・Install Caravel
https://github.com/efabless/caravel_user_project_analog/blob/main/docs/source/index.rst#install-caravel
※デフォルトではcaravel-liteがインストールされる。以下コマンドを実行してcaravelに変更。
export CARAVEL_LITE=0
・Building the PDK with bolare
https://github.com/efabless/caravel_user_project_analog/blob/main/docs/source/index.rst#building-the-pdk
・Install mcw
(pwd)/caravel_user_project_analog$ make install_mcw
・caravel_user_project_analog/verilog/dv/mprj_por/Makefileの52行目に以下を追加
-I $(MCW_ROOT)/verilog/rtl
・(pwd)/caravel_user_project_analog/caravel/verilog/rtl/caravan_netlists.vの102行目から、以下6行を追加
include "caravan_core.v"
include "caravan_logo.v"include "caravan_motto.v"
include "copyright_block_a.v"include "open_source.v"
include "user_id_textblock.v"・(pwd)/caravel_user_project_analog/caravel/verilog/rtl/caravan_core.vの129行目を以下に変更
inout [2:0] user_clamp_low
・(pwd)/caravel_analog/mgmt_core_wrapper/verilog/rtl/mgmt_core.vの8427~8430行目(以下4行)を削除
ifdef USE_POWER_PINS .vccd1(VPWR), .vssd1(VGND),
endif・PATH設定
export GCC_PATH=/home/(user)/GCC/bin
export GCC_PREFIX=riscv32-unknown-elf
export PDK_ROOT=/home/(user)/PDK
export PDK=sky130B
export MCW_ROOT=/home/(user)/mpw7/mgmt_core_wrapper
The text was updated successfully, but these errors were encountered: