{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":55339682,"defaultBranch":"mob","name":"tinycc","ownerLogin":"TinyCC","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2016-04-03T09:47:34.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/18518793?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1608820037.0","currentOid":""},"activityList":{"items":[{"before":"8cd21e91ccee3baf15ad2f8cba9cbc4b618695a0","after":"3b943bec5de423e234b5f92d9a8f110ad66a85a1","ref":"refs/heads/mob","pushedAt":"2024-06-03T12:31:42.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"implemented thiscall by copying logic from fastcall\n\nimplemented improved thiscall by using mov ecx instead of pop ecx\n\ninclude __thiscall and __thiscall__ as aliases\n\nremove fake line in test","shortMessageHtmlLink":"implemented thiscall by copying logic from fastcall"}},{"before":"da5aa7d7a8972a67c242656996294eadf6f9209b","after":"8cd21e91ccee3baf15ad2f8cba9cbc4b618695a0","ref":"refs/heads/mob","pushedAt":"2024-06-01T11:10:22.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"Address of solved for riscv64\n\nA character size load was used instead of pointer size some times.","shortMessageHtmlLink":"Address of solved for riscv64"}},{"before":"0aca861194089e9122faa7d04717f45a9b412287","after":"da5aa7d7a8972a67c242656996294eadf6f9209b","ref":"refs/heads/mob","pushedAt":"2024-05-12T08:16:38.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"win32: wincon.h: support more console mode flags\n\nMainly VT modes (win 10+), quick-edit, insert.","shortMessageHtmlLink":"win32: wincon.h: support more console mode flags"}},{"before":"8baadb3b5529cca321d5e4cca748a1e533bf413a","after":"0aca861194089e9122faa7d04717f45a9b412287","ref":"refs/heads/mob","pushedAt":"2024-04-27T23:12:57.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"fixup! riscv: Implement large addend for global address\n\nUse `t1` instead of `t0` for the cases when `rr` is not set so `t0` is\nused by default and this happens:\n\n    lui t0, XXX\n    add t0, t0, t0\n\nInstead, now we do:\n\n    lui t1, XXX\n    add t0, t0, t1","shortMessageHtmlLink":"fixup! riscv: Implement large addend for global address"}},{"before":"159776304ff215c901344a661ad39662ece36a10","after":"8baadb3b5529cca321d5e4cca748a1e533bf413a","ref":"refs/heads/mob","pushedAt":"2024-04-25T14:10:12.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"riscv: asm: implement `j offset`","shortMessageHtmlLink":"riscv: asm: implement <code>j offset</code>"}},{"before":"671d03f944f160471dca33cdb29b9b99c5ac269d","after":"159776304ff215c901344a661ad39662ece36a10","ref":"refs/heads/mob","pushedAt":"2024-04-23T23:12:42.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"riscv: asm: Add branch to label","shortMessageHtmlLink":"riscv: asm: Add branch to label"}},{"before":"c9940681750d581254492801893301717d80317a","after":"671d03f944f160471dca33cdb29b9b99c5ac269d","ref":"refs/heads/mob","pushedAt":"2024-04-23T13:14:24.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"riscv: Add full `fence` instruction support\n\nThis commit adds support for `fence`'s predecessor and successor\narguments.","shortMessageHtmlLink":"riscv: Add full <code>fence</code> instruction support"}},{"before":"0703df1a6a8215c74f4f4a20aa9270eff1397733","after":"c9940681750d581254492801893301717d80317a","ref":"refs/heads/mob","pushedAt":"2024-04-23T10:13:31.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"riscv: asm: Add load-reserved and store-conditional\n\nAdd Atomic instructions `ld` and `sc` in their 32 bit and 64 bit\nversions.","shortMessageHtmlLink":"riscv: asm: Add load-reserved and store-conditional"}},{"before":"4944f509c357a0c9867a9f4dc5f4be48498cc1c3","after":"0703df1a6a8215c74f4f4a20aa9270eff1397733","ref":"refs/heads/mob","pushedAt":"2024-04-16T00:57:29.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"Fix Extended Asm ignored constraints\n\nThis commit fixes the case where the register of for the Extended Asm\ninput or output is known. Before this commit, the following case:\n\n  register long __a0 asm (\"a0\") = one;\n  asm volatile (\n       \"ecall\\n\\t\"\n       : \"+r\" (__a0) // NOTE the +r here\n  );\n\nDidn't treat `a0` as an input+output register (+ contraint) as the code\nskipped the constraint processing when the register was already chosen\n(instead of allocated later).\n\nThis issue comes from f081acbfba84ffdf1e479f932906bf10f88cd1c2, that was\ntaken as a reference in every other Extended Assembler implementation.","shortMessageHtmlLink":"Fix Extended Asm ignored constraints"}},{"before":"6b3cfdd0250d1f2212863ed5642086e6bcd214ee","after":"4944f509c357a0c9867a9f4dc5f4be48498cc1c3","ref":"refs/heads/mob","pushedAt":"2024-04-13T15:09:31.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"riscv: Avoid some compiler warnings","shortMessageHtmlLink":"riscv: Avoid some compiler warnings"}},{"before":"e02eec6bde8cbe696eaed38285f1203ae38dceb4","after":"6b3cfdd0250d1f2212863ed5642086e6bcd214ee","ref":"refs/heads/mob","pushedAt":"2024-04-08T23:13:28.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"riscv: Add extended assembly support\n\nNOTE: In order to be able to deal with general-purpose vs floating-point\nregisters, this commit adds a flag in the 6th bit of the register. If\nset, it means the register is a floating-point one. This affects all the\nassembler.","shortMessageHtmlLink":"riscv: Add extended assembly support"}},{"before":"0239133488f9ed867f01a1b006e75da430d59842","after":"e02eec6bde8cbe696eaed38285f1203ae38dceb4","ref":"refs/heads/mob","pushedAt":"2024-03-27T11:10:47.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"riscv: fix jal: fix reloc and parsing","shortMessageHtmlLink":"riscv: fix jal: fix reloc and parsing"}},{"before":"cbe70fa62946ee831403f67461859dc8a531e0f8","after":"0239133488f9ed867f01a1b006e75da430d59842","ref":"refs/heads/mob","pushedAt":"2024-03-23T12:24:11.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"fixup! riscv: Add .option assembly directive (unimp)","shortMessageHtmlLink":"fixup! riscv: Add .option assembly directive (unimp)"}},{"before":"8cbbd2b88ac39815c79918610313984cc58db2bf","after":"cbe70fa62946ee831403f67461859dc8a531e0f8","ref":"refs/heads/mob","pushedAt":"2024-03-21T13:15:25.000Z","pushType":"push","commitsCount":6,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"riscv: Add .option assembly directive (unimp)","shortMessageHtmlLink":"riscv: Add .option assembly directive (unimp)"}},{"before":"2b0a663df9236763c3967575e2c0fb89a9e58566","after":"8cbbd2b88ac39815c79918610313984cc58db2bf","ref":"refs/heads/mob","pushedAt":"2024-03-19T12:23:30.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"riscv: Use GAS syntax for loads/stores:\n\nBefore:\n    ld rd, rs, imm\n    sd rs1, rs2, imm\n\nNow:\n    ld rd, imm(rs)\n    sd rs2, imm(rs1)\n\nNOTES: Just as in GAS:\n    - In stores the register order is swapped\n    - imm is optional\n    - when imm is not included parenthesis can be removed","shortMessageHtmlLink":"riscv: Use GAS syntax for loads/stores:"}},{"before":"9d2068c6309dc50dfdbbc30a5d6757683d3f884c","after":"2b0a663df9236763c3967575e2c0fb89a9e58566","ref":"refs/heads/mob","pushedAt":"2024-03-13T20:12:18.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"libtcc usability improvements\n\n- tccgen.c: cleanup switch data etc. after errors (*)\n- tccpe.c: faster get_dllexports (*)\n- tccpe.c: support -Wl,-e[ntry]=... (*)\n- libtcc.c: win32: use ANSI functions (GetModuleFileNameA etc.)\n- tccrun.c: be nice to tcc-0.9.26 (\"struct/enum already defined\")\n- tccpp.c: be nice to tcc-0.9.27's va_start/end macros\n\n(*) suggested by Robert Schlicht\nhttps://lists.gnu.org/archive/html/tinycc-devel/2024-03/msg00012.html","shortMessageHtmlLink":"libtcc usability improvements"}},{"before":"7d1bbc80d4978c128b8ebead42485d7a79624dcd","after":"9d2068c6309dc50dfdbbc30a5d6757683d3f884c","ref":"refs/heads/mob","pushedAt":"2024-03-13T10:13:26.000Z","pushType":"push","commitsCount":24,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"tccrun: add option CONFIG_RUNMEM_RO=2\n\n/* 0 = .text rwx  other rw (memory: min 2 pages) */\n/* 1 = .text rx   other rw (memory: min 3 pages) */\n/* 2 = .text rx  .rdata ro  .data/.bss rw (memory: min 4 pages) */\n\ntcc -vv -run ... shows some info.\nAlso when compiled with -DMEM_DEBUG:\ntcc -bench -run ... shows some memory usage","shortMessageHtmlLink":"tccrun: add option CONFIG_RUNMEM_RO=2"}},{"before":"0059d89c0fa3d4d10b30b59c3856c2c647a5b0a6","after":"7d1bbc80d4978c128b8ebead42485d7a79624dcd","ref":"refs/heads/mob","pushedAt":"2024-01-17T07:06:49.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"Update for clang\n\nClang also removed K&R support so define IMPLICIT_INT.\nFix clang warning in lib/bt-log.c","shortMessageHtmlLink":"Update for clang"}},{"before":"bbe2e5a421e0bcc5f386302e5120e1de60f01407","after":"0059d89c0fa3d4d10b30b59c3856c2c647a5b0a6","ref":"refs/heads/mob","pushedAt":"2024-01-16T22:06:12.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"Prepare for gcc 14\n\nGcc 14 reports -Wimplicit-int errors because old K&R is not supported\nany more.","shortMessageHtmlLink":"Prepare for gcc 14"}},{"before":"04365dd4c91f78361c7cf3169fe5fab3ccb9bfbf","after":"bbe2e5a421e0bcc5f386302e5120e1de60f01407","ref":"refs/heads/mob","pushedAt":"2024-01-16T07:06:34.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"Allow declarations in case statement\n\nThis now works:\n\n case 1:\n    int z = 123;\n    break;","shortMessageHtmlLink":"Allow declarations in case statement"}},{"before":"6120656cbf6d772fd30a18d5ba950d39c99ba226","after":"04365dd4c91f78361c7cf3169fe5fab3ccb9bfbf","ref":"refs/heads/mob","pushedAt":"2024-01-12T22:06:16.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"riscv64-asm.c: fix assembly instruction with negative immediate offsets.\n\nThis fixes expressions like ld a0, s0, -24 that regressed in\nd87801bd50abb04be894628338164537d88654dc","shortMessageHtmlLink":"riscv64-asm.c: fix assembly instruction with negative immediate offsets."}},{"before":"2701dcfb0673d910014c120c4bbca56417714984","after":"6120656cbf6d772fd30a18d5ba950d39c99ba226","ref":"refs/heads/mob","pushedAt":"2024-01-08T11:05:21.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"Rewrite gexpr a bit","shortMessageHtmlLink":"Rewrite gexpr a bit"}},{"before":"c13bbb5cb584b136195a3be2ae6a8aee649ffe7b","after":"2701dcfb0673d910014c120c4bbca56417714984","ref":"refs/heads/mob","pushedAt":"2024-01-07T07:05:17.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"Add some relocations to riscv64-link.c\n\ndlltest failed on a riscv machine.","shortMessageHtmlLink":"Add some relocations to riscv64-link.c"}},{"before":"6379f2ee76ac8d95c413f78b56e31a560e14ac6e","after":"c13bbb5cb584b136195a3be2ae6a8aee649ffe7b","ref":"refs/heads/mob","pushedAt":"2024-01-06T07:05:00.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"Add type promotion in comma expression and update testcase 94","shortMessageHtmlLink":"Add type promotion in comma expression and update testcase 94"}},{"before":"48798969c558975a78f6441c2f287483436e12d9","after":"6379f2ee76ac8d95c413f78b56e31a560e14ac6e","ref":"refs/heads/mob","pushedAt":"2023-12-29T09:06:38.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"Preprocessor fix + new testcase","shortMessageHtmlLink":"Preprocessor fix + new testcase"}},{"before":"ada17a08ebc9efa7ac7851d70abc803f5aeb9821","after":"48798969c558975a78f6441c2f287483436e12d9","ref":"refs/heads/mob","pushedAt":"2023-12-16T12:10:14.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"Update riscv64-asm prototypes","shortMessageHtmlLink":"Update riscv64-asm prototypes"}},{"before":"3b3c9412acb25bbdd7cefd61e7f628e99a0f7ada","after":"ada17a08ebc9efa7ac7851d70abc803f5aeb9821","ref":"refs/heads/mob","pushedAt":"2023-12-13T10:07:20.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"riscv64-asm.c: add support for calculating addresses of symbols\n\nadd some pseudoinstructions\nriscv64-tok.h: add pseudoinstructions from tables 25.{2,3}","shortMessageHtmlLink":"riscv64-asm.c: add support for calculating addresses of symbols"}},{"before":"279dbb94e24e04444d37e968f45bb4380f66b880","after":"3b3c9412acb25bbdd7cefd61e7f628e99a0f7ada","ref":"refs/heads/mob","pushedAt":"2023-12-09T14:04:01.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"riscv64-asm.c: implement Zicsr extension","shortMessageHtmlLink":"riscv64-asm.c: implement Zicsr extension"}},{"before":"275dfbea20849762bc9b50849d795bfe3fad97f5","after":"279dbb94e24e04444d37e968f45bb4380f66b880","ref":"refs/heads/mob","pushedAt":"2023-12-09T00:30:57.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"riscv64-asm.c: correct check for 12-bit immediate\n\nasm_emit_cj: correct check for offset size","shortMessageHtmlLink":"riscv64-asm.c: correct check for 12-bit immediate"}},{"before":"c71415b543e49ad42b9b6bbaf12a0202d75d129d","after":"275dfbea20849762bc9b50849d795bfe3fad97f5","ref":"refs/heads/mob","pushedAt":"2023-12-08T23:06:25.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"wqweto","name":"Vladimir Vissoultchev","path":"/wqweto","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/987963?s=80&v=4"},"commit":{"message":"riscv64-asm.c: implement M extension","shortMessageHtmlLink":"riscv64-asm.c: implement M extension"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEWurgDQA","startCursor":null,"endCursor":null}},"title":"Activity · TinyCC/tinycc"}