{"payload":{"header_redesign_enabled":false,"results":[{"id":"245899773","archived":false,"color":"#555555","followers":2,"has_funding_file":false,"hl_name":"Divyathali/FPGA-memory-design","hl_trunc_description":null,"language":"C","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":245899773,"name":"FPGA-memory-design","owner_id":38224894,"owner_login":"Divyathali","updated_at":"2020-03-08T22:51:45.381Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":81,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ADivyathali%252FFPGA-memory-design%2B%2Blanguage%253AC","metadata":null,"csrf_tokens":{"/Divyathali/FPGA-memory-design/star":{"post":"MhhLWDRrg2BiPztueql3aYXwfqsEapttw3sRoacxrif2AjOxSPG9fBNNVQN0k6dVO1YtJT4kttIi5oPFXu8Sug"},"/Divyathali/FPGA-memory-design/unstar":{"post":"UbzqMiBwJXpYn_vAkJ9Eu4LjlL2-cTF7NcNIoLgpJnblvEWFGwr2iYeVDHT2lLJhvLyOTPLsjmunGwnK_MgKTg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"VFk6deXYVWixG3PTESk_yTReAiusltdzz-NUEKIYmAt9qyXw6UXh5052ptgeIoteDPeUPZY73cKSwszo27Yssw"}}},"title":"Repository search results"}